1
|
---<<BOOT>>---
|
2
|
Copyright (c) 1992-2020 The FreeBSD Project.
|
3
|
Copyright (c) 1979, 1980, 1983, 1986, 1988, 1989, 1991, 1992, 1993, 1994
|
4
|
The Regents of the University of California. All rights reserved.
|
5
|
FreeBSD is a registered trademark of The FreeBSD Foundation.
|
6
|
FreeBSD 12.1-STABLE de58b5f9808(factory-devel-12) pfSense-SG-3100 arm
|
7
|
FreeBSD clang version 10.0.0 (git@github.com:llvm/llvm-project.git llvmorg-10.0.0-0-gd32170dbd5b)
|
8
|
CPU: ARM Cortex-A9 r4p1 (ECO: 0x00000000)
|
9
|
CPU Features:
|
10
|
Multiprocessing, Thumb2, Security, VMSAv7, Coherent Walk
|
11
|
Optional instructions:
|
12
|
UMULL, SMULL, SIMD(ext)
|
13
|
LoUU:2 LoC:2 LoUIS:2
|
14
|
Cache level 1:
|
15
|
32KB/32B 4-way data cache WB Read-Alloc Write-Alloc
|
16
|
32KB/32B 4-way instruction cache Read-Alloc
|
17
|
real memory = 2147479552 (2047 MB)
|
18
|
avail memory = 2071040000 (1975 MB)
|
19
|
FreeBSD/SMP: Multiprocessor System Detected: 2 CPUs
|
20
|
arc4random: no preloaded entropy cache
|
21
|
wlan: mac acl policy registered
|
22
|
random: entropy device external interface
|
23
|
[ath_hal] loaded
|
24
|
ofwbus0: <Open Firmware Device Tree>
|
25
|
simplebus0: <Flattened device tree simple bus> on ofwbus0
|
26
|
simplebus1: <Flattened device tree simple bus> on simplebus0
|
27
|
l2cache0: <PL310 L2 cache controller> mem 0x8000-0x8fff on simplebus1
|
28
|
l2cache0: cannot allocate IRQ, not using interrupt
|
29
|
l2cache0: Part number: 0x3, release: 0x9
|
30
|
l2cache0: L2 Cache enabled: 1024KB/32B 16 ways
|
31
|
gic0: <ARM Generic Interrupt Controller> mem 0xd000-0xdfff,0xc100-0xc1ff on simplebus1
|
32
|
gic0: pn 0x39, arch 0x1, rev 0x2, implementer 0x43b irqs 192
|
33
|
mpic0: <Marvell Integrated Interrupt Controller> mem 0x20a00-0x20ccf,0x21070-0x210c7 irq 17 on simplebus1
|
34
|
gpio0: <Marvell Integrated GPIO Controller> mem 0x18100-0x1813f,0x181c0-0x181c7 irq 9,10,11,12 on simplebus1
|
35
|
gpio0: 4 IRQs available
|
36
|
gpio0: Disable interrupts (offset = 0 + EDGE(0x18)
|
37
|
gpio0: Disable interrupts (offset = 0 + LEV(0x1C))
|
38
|
gpio0: Setup intr 0
|
39
|
gpio0: Setup intr 1
|
40
|
gpio0: Setup intr 2
|
41
|
gpio0: Setup intr 3
|
42
|
gpio0: Clear int status (offset = 0)
|
43
|
gpiobus0: <GPIO bus> on gpio0
|
44
|
gpio1: <Marvell Integrated GPIO Controller> mem 0x18140-0x1817f,0x181c8-0x181cf irq 13,14,15,16 on simplebus1
|
45
|
gpio1: 4 IRQs available
|
46
|
gpio1: Disable interrupts (offset = 0 + EDGE(0x18)
|
47
|
gpio1: Disable interrupts (offset = 0 + LEV(0x1C))
|
48
|
gpio1: Setup intr 0
|
49
|
gpio1: Setup intr 1
|
50
|
gpio1: Setup intr 2
|
51
|
gpio1: Setup intr 3
|
52
|
gpio1: Clear int status (offset = 0)
|
53
|
gpiobus1: <GPIO bus> on gpio1
|
54
|
mp_tmr0: <ARM MPCore Timers> mem 0xc200-0xc21f irq 3 on simplebus1
|
55
|
Timecounter "MPCore" frequency 800000000 Hz quality 800
|
56
|
mp_tmr1: <ARM MPCore Timers> mem 0xc600-0xc61f irq 4 on simplebus1
|
57
|
Event timer "MPCore" frequency 800000000 Hz quality 1000
|
58
|
twsi0: <Marvell Integrated I2C Bus Controller> mem 0x11000-0x1101f irq 5 on simplebus1
|
59
|
iicbus0: <OFW I2C bus> on twsi0
|
60
|
iic0: <I2C generic I/O> on iicbus0
|
61
|
gpio2: <NXP PCA9552 LED driver> at addr 0xc0 on iicbus0
|
62
|
device_attach: gpio2 attach returned 6
|
63
|
gpio2: <ISSI IS31FL3199 9 channel light effect LED driver> at addr 0xce on iicbus0
|
64
|
gpiobus2: <OFW GPIO bus> on gpio2
|
65
|
gpioc2: <GPIO controller> on gpio2
|
66
|
uart0: <16550 or compatible> mem 0x12000-0x120ff irq 7 on simplebus1
|
67
|
uart0: console (-1,n,8,1)
|
68
|
uart1: <16550 or compatible> mem 0x12100-0x121ff irq 8 on simplebus1
|
69
|
gpioc0: <GPIO controller> on gpio0
|
70
|
gpioc1: <GPIO controller> on gpio1
|
71
|
wdt0: <Marvell Watchdog Timer> mem 0x20300-0x20333,0x20704-0x20707,0x18260-0x18263 irq 24,25 on simplebus1
|
72
|
pmsu0: <Power Management Service Unit> mem 0x22000-0x22fff on simplebus1
|
73
|
mvneta0: <NETA controller> mem 0x30000-0x33fff irq 26 on simplebus1
|
74
|
mvneta0: version is 10
|
75
|
mvneta0: Ethernet address: 00:08:a2:0c:c8:e0
|
76
|
miibus0: <MII bus> on mvneta0
|
77
|
mv88e151x0: <Marvell 88E1512 Gigabit PHY> PHY 1 on miibus0
|
78
|
mv88e151x0: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, 1000baseSX, 1000baseSX-FDX, auto
|
79
|
mvneta1: <NETA controller> mem 0x34000-0x37fff irq 27 on simplebus1
|
80
|
mvneta1: version is 10
|
81
|
mvneta1: Ethernet address: 00:08:a2:0c:c8:e1
|
82
|
mdio0: <MDIO> on mvneta1
|
83
|
e6000sw0: <Marvell 88E6141> on mdio0
|
84
|
e6000sw0: single-chip addressing mode
|
85
|
e6000sw0: PHY at port 1
|
86
|
miibus1: <MII bus> on e6000sw0
|
87
|
e1000phy0: <Marvell 88E1000 Gigabit PHY> PHY 17 on miibus1
|
88
|
e1000phy0: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
|
89
|
e6000sw0: PHY at port 2
|
90
|
miibus2: <MII bus> on e6000sw0
|
91
|
e1000phy1: <Marvell 88E1000 Gigabit PHY> PHY 18 on miibus2
|
92
|
e1000phy1: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
|
93
|
e6000sw0: PHY at port 3
|
94
|
miibus3: <MII bus> on e6000sw0
|
95
|
e1000phy2: <Marvell 88E1000 Gigabit PHY> PHY 19 on miibus3
|
96
|
e1000phy2: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
|
97
|
e6000sw0: PHY at port 4
|
98
|
miibus4: <MII bus> on e6000sw0
|
99
|
e1000phy3: <Marvell 88E1000 Gigabit PHY> PHY 20 on miibus4
|
100
|
e1000phy3: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto
|
101
|
e6000sw0: CPU port at 5
|
102
|
e6000sw0: fixed port at 5
|
103
|
e6000sw0: switch is ready.
|
104
|
etherswitch0: <Switch controller> on e6000sw0
|
105
|
mvneta2: <NETA controller> mem 0x70000-0x73fff irq 28 on simplebus1
|
106
|
mvneta2: version is 10
|
107
|
mvneta2: Ethernet address: 00:08:a2:0c:c8:e2
|
108
|
miibus5: <MII bus> on mvneta2
|
109
|
mv88e151x1: <Marvell 88E1512 Gigabit PHY> PHY 0 on miibus5
|
110
|
mv88e151x1: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, 1000baseSX, 1000baseSX-FDX, auto
|
111
|
ehci0: <Marvell Integrated USB 2.0 controller> mem 0x58000-0x584ff irq 29 on simplebus1
|
112
|
usbus0: EHCI version 1.0
|
113
|
usbus0 on ehci0
|
114
|
cesa0: <Marvell Cryptographic Engine and Security Accelerator> mem 0x90000-0x9ffff irq 30,31 on simplebus1
|
115
|
rtc0: <Marvell Integrated RTC> mem 0xa3800-0xa381f,0x184a0-0x184ab irq 32 on simplebus1
|
116
|
rtc0: registered as a time-of-day clock, resolution 1.000000s
|
117
|
ahci0: <Marvell AHCI Controller> mem 0xa8000-0xa9fff irq 33 on simplebus1
|
118
|
ahci0: AHCI v1.00 with 2 6Gbps ports, Port Multiplier supported with FBS
|
119
|
ahci0: quirks=0x200010<2CH,MRVL_SR_DEL>
|
120
|
ahcich0: <AHCI channel> at channel 0 on ahci0
|
121
|
ahcich1: <AHCI channel> at channel 1 on ahci0
|
122
|
armada_thermal0: <Armada380 Thermal Control> mem 0xe4078-0xe407b,0xe4070-0xe4077 on simplebus1
|
123
|
device_attach: armada_thermal0 attach returned 6
|
124
|
sdhci_fdt0: <ARMADA38X SDHCI controller> mem 0xd8000-0xd8fff,0xdc000-0xdc0ff,0x18454-0x18457 irq 36 on simplebus1
|
125
|
sdhci_fdt0: 1 slot(s) allocated
|
126
|
xhci0: <Marvell Integrated USB 3.0 controller> mem 0xf8000-0xfbfff,0xfc000-0xfffff irq 38 on simplebus1
|
127
|
xhci0: 32 bytes context size, 32-bit DMA
|
128
|
usbus1 on xhci0
|
129
|
cesa1: <Marvell Cryptographic Engine and Security Accelerator> mem 0x90000-0x9ffff irq 39,40 on simplebus1
|
130
|
spi0: <Marvell SPI controller> mem 0xf001000000010600-0xf00100000001064f irq 1 on simplebus0
|
131
|
cpulist0: <Open Firmware CPU Group> on ofwbus0
|
132
|
cpu0: <Open Firmware CPU> on cpulist0
|
133
|
cpu1: <Open Firmware CPU> on cpulist0
|
134
|
cryptosoft0: <software crypto>
|
135
|
Timecounters tick every 1.000 msec
|
136
|
mvneta1: link state changed to UP
|
137
|
spibus0: <OFW SPI bus> on spi0
|
138
|
mx25l0: <M25Pxx Flash Family> at cs 0 mode 0 on spibus0
|
139
|
mx25l0: device type n25q128, size 16384K in 256 sectors of 64K, erase size 4K
|
140
|
Release APs
|
141
|
e6000sw0port1: link state changed to DOWN
|
142
|
usbus0:
|
143
|
e6000sw0port2: link state changed to DOWN
|
144
|
480Mbps High Speed USB v2.0
|
145
|
e6000sw0port3: link state changed to DOWN
|
146
|
usbus1:
|
147
|
e6000sw0port4: link state changed to DOWN
|
148
|
5.0Gbps Super Speed USB v3.0
|
149
|
ugen0.1: <Marvell EHCI root HUB> at usbus0
|
150
|
uhub0: <Marvell EHCI root HUB, class 9/0, rev 2.00/1.00, addr 1> on usbus0
|
151
|
ugen1.1: <Marvell XHCI root HUB> at usbus1
|
152
|
uhub1: <Marvell XHCI root HUB, class 9/0, rev 3.00/1.00, addr 1> on usbus1
|
153
|
arc4random: no preloaded entropy cache
|
154
|
Trying to mount root from ufs:/dev/diskid/DISK-9E20E559s2a [rw,noatime]...
|
155
|
Root mount waiting for: usbus0 CAM usbus1
|
156
|
uhub1: 2 ports with 2 removable, self powered
|
157
|
mmc0: <MMC/SD bus> on sdhci_fdt0
|
158
|
mmcsd0: 8GB <MMCHC 008GE0 0.0 SN 9E20E559 MFG 06/2015 by 17 0x0000> at mmc0 50.0MHz/8bit/65535-block
|
159
|
mmcsd0boot0: 4MB partition 1 at mmcsd0
|
160
|
mmcsd0boot1: 4MB partition 2 at mmcsd0
|
161
|
mmcsd0rpmb: 4MB partition 3 at mmcsd0
|
162
|
uhub0: 1 port with 1 removable, self powered
|
163
|
Root mount waiting for: CAM
|
164
|
Root mount waiting for: CAM
|
165
|
Root mount waiting for: CAM
|
166
|
e6000sw0port1: link state changed to UP
|
167
|
Root mount waiting for: CAM
|
168
|
Root mount waiting for: CAM
|
169
|
Root mount waiting for: CAM
|
170
|
Root mount waiting for: CAM
|
171
|
Root mount waiting for: CAM
|
172
|
mountroot: waiting for device /dev/diskid/DISK-9E20E559s2a...
|
173
|
WARNING: / was not properly dismounted
|
174
|
random: unblocking device.
|